University of Saskatchewan Department of Computer Science

Computer Science 220 Introduction to Digital Systems Design

Midterm Examination March 2, 2004 Closed Book, 1 Letter Size sheet of notes allowed

Time: 75 minutes Total Marks: 75

Instructions

- 1) DO NOT OPEN THIS EXAMINATION UNTIL YOU ARE GIVEN PERMISSION!
- 2) Read through the entire examination before you begin.
- 3) Plan your time wisely. You have 1 minute per mark.
- 4) This examination is closed book; one 8.5" by 11" sheet of notes is allowed.
- 5) Calculators, communication devices and computing devices are not permitted.
- Answer all examination questions on this examination paper. No other submissions will be accepted.
- 7) Throughout this examination, if the identities (logical names) of inputs or outputs are specified, these identities are specified in the order most-significant to least-significant. For example, in Question 2, the inputs are specified as (A, B, C). Therefore, consider A to be the most significant input bit and C the least significant bit. Your solutions must follow this convention or you will lose marks!

13

MAKK SUI	VIIVLAN I
Question	Mark
1	1.5
2	3
3	2
4	14
5	4_
6	2.
7	2
8	9
2 3 4 5 6 7 8 9	5
10	Ğ
Total 3	55

MADY CIMMADV

1. (2 marks) What benefit (or benefits) do we expect to gain by using Shannon's expansion of the wise theorem?

(1.5) A special expansion of the wise stated


facilitates the use of multiplexors and allows for lower cost implementations (ic. fewer transistors are necessary to represent the same circuit)

* making use of an existing Resource.

2. (3 marks) Complete the following table. All values are in decimal

N	2 ^N
9	512
11	7048 32768 1024
15	32768
10	1024
13	8197
7	128

3. (5 marks) Implement the function $f(A, B, C) = \sum m(3,4,6)$ using a 2 input multiplexer and any other necessary gates. Show the Shannon's expansion using A as the (select) control signal to the multiplexer. You must draw the circuit.



4. (10 marks) Write the Entity and Architecture VHDL code for a logic circuit with three inputs (A, B, C) and three outputs (X, Y, Z). When the binary value of the inputs is greater than or equal to 4, the outputs are the negation of the inputs. The outputs are equal to the inputs for all other input patterns.

> ENTITY 94.15 PORT (a,b,c: IN STD_LOGIC; X,y, 7: OUT STD_LOGIC),

ARCHITECTURE bitassign OF 94 15 BEGIN.

WITH a SELECT Y = (NOTRO)WHEN CITIERS;

(a) WHEN OTHERS;

Y = (NOTRO)WHEN CITHERS;

(b) WHEN CITHERS; Z L= (NOT(C)) WHEN a=c13 (C) WHEN OTHERS;

END bitassign;

T220 Midterm 2004


5. (10 marks) A full-subtractor is a combinational circuit that performs a subtraction between two bits taking into account that a 1 may have been borrowed from a bit of lesser significance. Design a 1-bit full-subtractor circuit to the point of developing the necessary logic equation(s). Define the inputs as X, Y, and Bin where X and Y are the input bits and Bin = Borrow input and define the outputs as B and D where B = Borrow, D = Difference.

	define the outputs as B and D where $\mathbf{B} = \text{Borrow}$, $\mathbf{D} = \text{Difference}$.					
You do not have to dr	aw the circuit.	B				
XY Bin	BD.	MBIN				
000	Ø Ø.	0 0 0 11 10	<u>.</u> ł ,			
00 1	0					
0 0	1 1	1 00 100				
014	1 1.	B(X,Y,Bin) 7	(X 4)+(4Bin)			
100	0 1	ABIN				
101	0 1.	× 000 11 10				
	n n					
1 10	ω	1 (114).0				
(1)		D(x, y, B,)=(18: 1+(R:)+			
		D 0.13,13.13 -	VAIN), Chin),			
,	, i	" Was go	(XY)			
1		Bin XY BD	- J. 5 V. TV			
	¥	000 B	D-BINEXEY.			
		1 U 11	2. p.m. v. 1.			
		01100	8			
	an der ander	above 1 a a b				
	Ecop Per	plus 2 0 4 1 1				
11007	who who	10000000000000000000000000000000000000	× 11 16			
X 000' 1)	X	1100 × 0001	J & 6 11			
10011	4	0001	, 6			
CMPT220 Midterm 2004	4	4 000	March 2, 2004			

6. (8 marks) Using full-subtractors, design a 3 bit circuit (inputs are (A, B, C)) that subtracts 3 from the input value. The input bit patterns are interpreted as an unsigned integer number. For example, if the input value is 5, the output value is 2. Underflow is permitted and ignored. In the case of underflow, the result is given by ((input - 3) mod (2³)). Draw the circuit using a box to represent each full-subtractor. Clearly identify the input and output signals.

rch	i eschi cach i	un-sudu act	or. Clearly identify	ine mput and output	signais.
	INP	5-3			
2	ABC 000 000 000	Ingut = 3 underfra- underfra- underfra-	(inout-3)mod(23) 100 010.	XA,S,O, A	BC + ABC
	100	001	D	YARD BC	0001 11 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
				016	00000
	A CANALIS FS.	2	ryus De De LS		= ABC+BZ

7. (10 marks) Implement the simplified version of the logic function $f(A, B, C) = \Pi M(0,1,2,5,6)$ using only 2 input NOR gates. You must draw the circuit. assuming a glitch free circuit is whoseoessary f(A,B,C)=(A+B)(B+C)(B+C)



8. (10 marks) Given the logic function $f(D, C, B, A) = \Pi M(3, 5, 7, 12, 13) + D(6, 11)$ (a) minimize the logic function ASSUM ing that a glitch free A

(b) If the same function were implemented using SOP form, which cells are states that *must* be implemented by the pull-up network(s) in the circuit? Identify the states by their cell number.

cells number: 0, 1, 2, 4, 15, 14, 8,9,10

9. (5 marks) Given the following VHDL code, draw the timing diagram for the resulting circuit as if you were the Max+plus II development environment.

LIBRARY ieee;

USE ieee.std_logic_1164.all;

ENTITY midterm IS

PORT (

a, b, ept: IN

STD_LOGIC; : OUT STD_LOGIC);

END midterm;


ARCHITECTURE behavior OF midterm IS


BEGIN

WITH e SELECT


((a AND !b) OR (!a AND b)) WHEN '1', (a OR !a) WHEN OTHERS;


END behavior;





10. (12 marks) Design a circuit that accepts (as input) a 2 bit input pattern (interpreted as an unsigned binary number) and outputs a bit pattern (in 2's complement notation) that represents the (input value * (-1)). Develop your design to the point of determining the necessary logic equation(s). You do not have to draw the circuit.





OA, A + OA, A=GA, A} tugtu O

Output (A, A) = Ao.

Where O, = Output 1 and Oz=Outputz



